Abstract: Increasingly, the need to seamlessly link high-level behavioural descriptions of electronic hardware for modelling and simulation purposes to the final application hardware highlights the gap between the high-level behavioural descriptions of the required circuit functionality (considering here digital logic) in commonly used mathematical modelling tools, and the hardware description languages such as VHDL and Verilog-HDL. In this paper, the linking of a MATLAB ® model for digital algorithm for implementation on a programmable logic device for design synthesis from the MATLAB ® model into VHDL is discussed. This VHDL model is itself synthesised and downloaded to the target Field Programmable Gate Array, for normal operation and also for design debug purposes. To demonstrate this, a circuit architecture mapped from a SIMULINK ® model is presented. The rationale is for a seamless interface between the initial algorithm development and the target hardware, enabling the hardware to be debugged and compared to the simulated model from a single interface for use with by a non-expert in the programmable logic and hardware description language use.
Introduction
In many electronic circuit and system applications commonly found today, the core of the circuit functionality is built around a digital signal processing (DSP) [1] core which interfaces to the analogue world through suitably specified data converters. This is true for a wide range of instrumentation, test and control system applications. Such electronic systems can be implemented using either a discrete Integrated Circuit (IC) chip-set based on a set of interconnected ICs mounted on a PCB, or a single mixed-signal IC, see figure 1. It is increasingly common to utilise complex single chip (single IC) devices that may be configured for a wide range of applications, with high-speed complex DSP operations and analogue/digital input-output capability. The higher performance devices are typically referred to as System on a Chip (SoC) or System in a Package (SiP). In the circuit of figure 1, the digital signal processing core controls the sampling of an analogue signal from a particular sensor (and external sensor signal conditioning circuitry (e.g. anti-aliasing filter)) using the on-chip analogue to digital converter (ADC). The sample set is processed in the digital domain (e.g. digital filtering, digital control (e.g. PID control), fast fourier transform (FFT)) and the processed result is converted back to an analogue signal using a digital to analogue converter (DAC).
The move towards increasingly complex devices is to provide higher functionality [2] [3] ICs operating at increasing digital and analogue signal frequencies, such as multi-gigahertz on-chip clock frequencies and radio frequency (RF) communications, is driven by the need to allow the end-user to build faster electronic systems with higher end-user functionality. However, the need to effectively and quickly understand and learn the underlying technologies and utilise the available devices to their maximum potential is producing an increasing burden on the end-user. In many cases, this burden on the end-user may limit the uptake of new IC systems that can solve many end-user problems. If a new device is too time consuming and costly to learn the use of, then alternative, often non-optimal, solutions would be used instead. The need in this context is to provide a means in which the end-user (designer) can use the higher functionality devices without the need to have a great understanding of the underlying device operation. In this case, the designer can concentrate on the high-level behavioural requirements of the device functionality (such as analogue sensor signal sampling and digital filtering before restoration of the signal to the analogue domain) and through the use of suitable Electronic Design Automation (EDA) tools [4] , the high-level behavioural requirements can be mapped to the underlying hardware through the use of the preferred software modelling and simulation tools along with suitably designed automation tools that interface the modelling tools to the hardware.
Figure 1. Digital Signal Processing as Core of Electronic System Operation
The purpose of this paper is to discuss requirements for such an approach that builds on the capabilities of the MATLAB ® [5] tool from The Mathworks Inc. [6] , along with the SIMULINK ® [7] toolbox for algorithm development (both time and frequency domain analysis) to a digital logic implementation using a Field Programmable Gate Array (FPGA) [8] . In this case, the Xilinx Inc.
[9] Spartan TM 3 FPGA [10] is used and the capabilities of a target development board utilised. The development board is the Altium TM Spartan 3 evaluation board. In this, the SIMULINK ® model is automatically converted to an RTL (Register Transfer Level) representation of the digital circuit implementation in VHDL [11][12] . This is achieved using a custom conversion utility [13] [14] . The Xilinx Inc. ISE [15] tools are used to synthesis RTL description to the hardware and download the bitstream configuration the FPGA. This approach is shown in figure 2 . In this paper, the ability to utilise high-level mathematical modelling of digital processing is linked to the target hardware programmable logic through an automation arrangement. Section 2 will describe the available devices that can be utilised, whilst section 3 will describe an approach to linking the modelling to the hardware. Section 4 will overview a particular arrangement and the paper is concluded in section 5.
System Level Design Options
Many electronic circuits and systems utilise digital signal processing as the core functionality to implement a wide range of operations that cannot readily, or actually, be undertaken in analogue. The processing operations will be undertaken on digital ICs which will take one of a number of forms, see figure 3 :- ASIC (Application Specific Integrated Circuit):-A custom (semi or full) IC design for a specific application. Such a design would only be economically viable for a large number of devices. It is typical in digital ASIC design to prototype the ASIC using programmable logic before committing to the final ASIC production. to learn the use of the programmable logic design flow, the particular toolsets and increasingly, the use of either Verilog-HDL or VHDL to support the design development. In many cases, this may be impractical to achieve for a non-electronics engineer who may need to use these devices, but not need an in-depth knowledge of the device programming issues.
System Implementation
The basic idea considered is to configure, run and debug an FPGA configured to implement a required circuit such as digital filtering, directly from the SIMULINK ® model. With this, the designer is able to concentrate on the high-level algorithm development and the implementation process, which for many scenarios is a routine procedure, is taken care of behind the scenes. This is achieved by mapping the simulation model to a VHDL template of the logic implementation. The architecture, see figure 4 , is based on a customised hardware core with an integral control unit and design debug unit. The overall architecture is fixed with the details of the custom circuit core changing depending on the actual model details. In this approach, a custom SIMULINK ® library is created and contains the model blocks that are supported. Not all available blocks that are supported within SIMULINK ® would however be supported for synthesis. A simple push button approach allows for the model to be synthesised to RTL VHDL code, and the RTL code synthesised to logic in the target FPGA. Once this has been completed without errors, the device configuration is downloaded to the device. The details of the implementation process are normally hidden from the user. However, it should be noted that this would not be applicable to all possible design scenarios. For example, where high-speed operation is required, then low-level control of the FPGA configuration (placement of logic gates at the FPGA layout level) would be required. These extreme cases are not considered here, but should be noted. The circuit will have two modes of operation, (i) the normal operating mode, and (ii) the debug mode. In the normal operating mode, data is sent to the device and read from the device via a serial communications link. Here, a PC is considered as a host processor to which the FPGA interfaces via the serial (RS-232) port. In general, a circuit block is interfaced to a high-speed serial communications port. This is increasingly typical form many complex digital systems designs. In the normal operating mode, data is sent to the FPGA and received using a predefined protocol. Normal circuit I/O is accessible. In the debug mode, internal signals to the custom circuit core are now accessible. The host processor, halts the normal circuit operation, identifies the signal to monitor, and allows the FPGA to transmit the selected signal to verify.
Case Study Design
In general, it is possible to target here either a programmable logic or ASIC implementation of the digital algorithm. The design approach would actually be technology independent up to the point of VHDL code synthesis into logic (a structural level description). However, the need to develop a practical and robust approach methodology requires a particular target hardware implementation to be adopted, and for the generic approach to be customised for the particular target hardware. For example, considering the use of FPGA and CPLD devices, the particular device will be configured using the software provided by the particular vendor. Figure 5 identifies the target hardware considered in this case study arrangement. The Altium TM Spartan 3 FPGA Evaluation Board[16] is utilised with the Spartan 3 XCS400 FPGA. The board was chosen as it houses a suitably sized FPGA and peripheral components for design verification. These include LED displays, switches, memory and analogue output capability. For prototyping applications, this arrangement provides a useful mechanism for feedback to the user, in the main with visual feedback. For a final application, the hardware would actually be a minimal arrangement, and the generic design flow would be customised to reflect alternate arrangement. The system arrangement is based on a single user interface that allows for the SIMULINK ® model to be accessed (developed and simulated), and the RTL level VHDL code synthesised (MVHDL software) from the model with a push-button arrangement. The user input here is to set the synthesis parameters from which the RTL level VHDL code is generated. The RTL code is then synthesised using the ISE tools into structural level VHDL code and converted to a bit-stream (programming) file. This is then downloaded to the FPGA via the PC parallel port with the JTAG interface on the FPGA. Normal and Debug modes are controlled from the same user interface. With this arrangement, the process from model to device configuration is mainly taken care of automatically. The aim would be to provide a means to access the FPGA without the need to learn the use of the FPGA design tools and VHDL. The choice of particular device to target would need to take into account the complexity of the design to implement and the speed of operation. In the above example, the FPGA master clock is 50MHz. In many applications, this may be sufficient. For more demanding applications, the master clock frequency may need to be increased and external memory provided for data storage. 
Conclusions
This paper has described the need to consider the utilisation of high-level modelling for the generation of digital signal processing operations targeting programmable logic devices and the requirements to simplify the design process via automation for non-experts in programmable logic and hardware description languages. The process to support high-level design by automating specific operations aids the ability to hide design implementation processes that need to be undertaken, but which the designer does not necessarily need to be directly involved in. Support for designing, implementing and debugging digital algorithms implemented within a Field Programmable Gate Array directly from a MATLAB ® /SIMULINK ® model was discussed.
